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Implementation and performance of the new microprocessor-based controller and 
Dana Digiphase Synthesizer (DCO)* is presented. Since the previous report, six 
Synthesizer Controllers have been installed in the DSN exciter in the 64-meter and 
34-meter subnets to support uplink tuning required for the Voyager-Saturn Encounter. 
I. Introduction 
The previous report describes the prototype Synthesizer 
Controller design features in control and monitor of a Dana 
Model 701O-S-241 Frequency Synthesizer. Subsequently, six 
production controllers have been installed in the 64-meter and 
34-meter subnet (six stations) exciter to support the Voyager 
Project Saturn Encounter beginning in November 1980. 
II. Implementation 
The initial installation is a backup to the existing POCA and 
is under control of the Metric Data Assembly (MDA), as 
shown in Fig. 1. The need for an uplink tuning capability was 
given a greater emphasis because of the limited frequency 
tracking range of the Voyager 2 spacecraft receiver. The MDA 
was upgraded to incorporate a tuning capability including 
control of the existing Programmed Oscillator Control 
Assembly (POCA). The existing number of POCAs in the 
network, however, was insufficient to meet the needs, and 
additional cor.trollers had to be built. The new Synthesizer 
*The combined capability of the Synthesizer Controller and Synthe· 
sizer is often referred to as a Digital Controlled Oscillator (DCO). 
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Controller was developed to supplement the POCA and 
provide improved performance such as that needed for uplink 
tuning: namely, additional ramp storage (100 ramps) and 
precision phase control during ramping (needed in doppler 
data processing). 
In the presently implemented configuration with the MDA, 
frequency profile parameters (f,t) pairs, are received via the 
MDA and converted to the format required for the POCA (or 
new Synthesizer Controller). The POCA requires rate and time 
pairs if/i) to produce a sequence of linear ramps and the 
Synthesizer Controller is designed to accept up to 100 ramps 
defined by frequency time pairs in the form (f)"fi,Ati ). 
Frequency and time increments are input to the Synthesizer 
Controller along with a beginning. or start frequency f o. The 
Controller calculates the rate(s) fi to an accuracy of 10-22 
Hz/s to minimize the errors related to rate truncation. The 
additional rate resolution (10-22 Hz/s) exceeds that of the 
existing POCA resolution capability (10-5 Hz/s). The addi-
tional resolution was implemented in the design to minimize 
the ramp end-point frequency error due to truncation. This 
extended resolution was initially troublesome under control 
from the MDA because of the difference between the POCA 
and Synthesizer Controller. The MDA data interface for 
reporting the actual tuning rates provides for a maximum 
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resolution of 10-5 Hz/s. The additional preclslOn of the 
Synthesizer Controller was not being read out because of 
previously defined data format constraints. This additional 
precision resulted in a pseudo residual ramp error in the 
doppler data reduction process, and it was determined 
necessary to artificially limit the new Controller rate 
resolution. 
This system deficiency will be corrected in a proposed 
firmware design change planned for implementing after 
Voyager 1 Saturn encounter. It will provide an additional 
(optional) capability to limit the resolution to 10-5 Hz/s. The 
proposed design change will permit an optional selection of 
the ramp resolution 10-5 Hz/s and retain the full resolution 
(10-22 Hz/s) for future use. In this revision to the firmware, 
the ramp rate is first calculated from the Ai;, Atj frequency 
increment and time increment pairs to a precision of 10-22 
Hz/s and then rounded to 10-5 Hz/s. The target frequency 
change (Ai;') is then calculated to agree as determined from 
The process is required to preserve the phase control accuracy 
of the ramp control algorithm. The difference between the 
commanded Atj and actual At;' is sufficiently small to be 
ignored for an eight hour tracking period. Figure 2 illustrates 
the effect of this roundoff procedure for a typical ramp. 
III. Performance 
Test data in tests conducted during the production of the 
six Controllers verified the design objective for phase control 
accuracy of 10- 12 cycles in eight hours during ramping. Tests 
conducted require a phase error between a theoretical calcu-
lated value and the actual phase of no greater than ±1 cycle. 
Tests included (1) a ramp over a period of eight hours using a 
ramp rate which covers the synthesizer tuning range (40-51 
MHz) and (2) a ramp sequence using the maximum rate (±100 
kHz/s) over the tuning range. 
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Fig.2. Ramp resolution (10-5 Hz/s vs 10-22 Hzls) 
